diff options
| author | Stephen Warren <swarren@nvidia.com> | 2012-09-11 01:02:45 +0200 |
|---|---|---|
| committer | Stephen Warren <swarren@nvidia.com> | 2012-09-11 18:05:55 +0200 |
| commit | 7a74a4436b20980f8e19138e857bc7e39db5ad4b (patch) | |
| tree | 6c82b601493c7622806a024da773c9e9fdcdd802 | |
| parent | ARM: tegra: Fix data type for io address (diff) | |
| download | linux-7a74a4436b20980f8e19138e857bc7e39db5ad4b.tar.xz linux-7a74a4436b20980f8e19138e857bc7e39db5ad4b.zip | |
ARM: tegra: fix overflow in tegra20_pll_clk_round_rate()
32-bit math isn't enough when e.g. *prate=12000000, and sel->n=1000.
Use 64-bit math to prevent this.
Cc: Prashant Gaikwad <pgaikwad@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
| -rw-r--r-- | arch/arm/mach-tegra/tegra20_clocks.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-tegra/tegra20_clocks.c b/arch/arm/mach-tegra/tegra20_clocks.c index b9124afcca11..d9ce0087f6a6 100644 --- a/arch/arm/mach-tegra/tegra20_clocks.c +++ b/arch/arm/mach-tegra/tegra20_clocks.c @@ -789,7 +789,7 @@ static long tegra20_pll_clk_round_rate(struct clk_hw *hw, unsigned long rate, struct clk_tegra *c = to_clk_tegra(hw); const struct clk_pll_freq_table *sel; unsigned long input_rate = *prate; - unsigned long output_rate = *prate; + u64 output_rate = *prate; int mul; int div; |