summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorWudi Wang <wangwudi@hisilicon.com>2021-12-08 02:54:29 +0100
committerMarc Zyngier <maz@kernel.org>2021-12-08 12:13:18 +0100
commitb383a42ca523ce54bcbd63f7c8f3cf974abc9b9a (patch)
tree0f751708d0d7cc7a4325fb7f9d945cd6740793d9
parentirqchip/apple-aic: Mark aic_init_smp() as __init (diff)
downloadlinux-b383a42ca523ce54bcbd63f7c8f3cf974abc9b9a.tar.xz
linux-b383a42ca523ce54bcbd63f7c8f3cf974abc9b9a.zip
irqchip/irq-gic-v3-its.c: Force synchronisation when issuing INVALL
INVALL CMD specifies that the ITS must ensure any caching associated with the interrupt collection defined by ICID is consistent with the LPI configuration tables held in memory for all Redistributors. SYNC is required to ensure that INVALL is executed. Currently, LPI configuration data may be inconsistent with that in the memory within a short period of time after the INVALL command is executed. Signed-off-by: Wudi Wang <wangwudi@hisilicon.com> Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com> Signed-off-by: Marc Zyngier <maz@kernel.org> Fixes: cc2d3216f53c ("irqchip: GICv3: ITS command queue") Link: https://lore.kernel.org/r/20211208015429.5007-1-zhangshaokun@hisilicon.com
-rw-r--r--drivers/irqchip/irq-gic-v3-its.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c
index eb0882d15366..0cb584d9815b 100644
--- a/drivers/irqchip/irq-gic-v3-its.c
+++ b/drivers/irqchip/irq-gic-v3-its.c
@@ -742,7 +742,7 @@ static struct its_collection *its_build_invall_cmd(struct its_node *its,
its_fixup_cmd(cmd);
- return NULL;
+ return desc->its_invall_cmd.col;
}
static struct its_vpe *its_build_vinvall_cmd(struct its_node *its,