summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorQuentin Armitage <quentin@armitage.org.uk>2013-09-19 13:00:29 +0200
committerJason Cooper <jason@lakedaemon.net>2013-09-20 05:16:20 +0200
commitddf7e399024aa908573a08d6339cefa6253b83db (patch)
treeb4438e5a7f32d2f6c0fbc588c44b995880dc1e26
parentARM: mvebu: Add clock properties to Armada XP timer node (diff)
downloadlinux-ddf7e399024aa908573a08d6339cefa6253b83db.tar.xz
linux-ddf7e399024aa908573a08d6339cefa6253b83db.zip
ARM: kirkwood: Fix address of second XOR engine
There appears to be an error in the second address of the second XOR engine in the Kirkwood SoC device tree, which is specified as 0xd0b00 but should be 0x60b00. For confirmation of address see table 581 page 658 of: http://www.marvell.com/embedded-processors/kirkwood/assets/FS_88F6180_9x_6281_OpenSource.pdf Also see definition of XOR1_HIGH_PHYS_BASE in arch/arm/mach-kirkwood/include/mach/kirkwood.h Signed-off-by: Quentin Armitage <quentin@armitage.org.uk> Reviewed-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
-rw-r--r--arch/arm/boot/dts/kirkwood.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/kirkwood.dtsi b/arch/arm/boot/dts/kirkwood.dtsi
index 858099f5b966..1335b2e1bed4 100644
--- a/arch/arm/boot/dts/kirkwood.dtsi
+++ b/arch/arm/boot/dts/kirkwood.dtsi
@@ -168,7 +168,7 @@
xor@60900 {
compatible = "marvell,orion-xor";
reg = <0x60900 0x100
- 0xd0B00 0x100>;
+ 0x60B00 0x100>;
status = "okay";
clocks = <&gate_clk 16>;