summaryrefslogtreecommitdiffstats
path: root/CREDITS
diff options
context:
space:
mode:
authorAnton Blanchard <anton@samba.org>2017-09-07 19:11:12 +0200
committerMichael Ellerman <mpe@ellerman.id.au>2018-01-21 19:48:36 +0100
commitb6d34eb4d280c893d0f442f4b9e039d73e3db420 (patch)
tree5dec89635915a9a52d2b76d4a5888994181e7da3 /CREDITS
parentpowerpc/radix: Remove trace_tlbie call from radix__flush_tlb_all (diff)
downloadlinux-b6d34eb4d280c893d0f442f4b9e039d73e3db420.tar.xz
linux-b6d34eb4d280c893d0f442f4b9e039d73e3db420.zip
powerpc: Expose TSCR via sysfs
The thread switch control register (TSCR) is a per core register that configures how the CPU shares resources between SMT threads. Exposing it via sysfs allows us to tune it at run time. Signed-off-by: Anton Blanchard <anton@samba.org> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'CREDITS')
0 files changed, 0 insertions, 0 deletions