diff options
author | Philippe Bergheaud <felix@linux.ibm.com> | 2020-06-19 16:04:39 +0200 |
---|---|---|
committer | Michael Ellerman <mpe@ellerman.id.au> | 2020-07-15 03:07:19 +0200 |
commit | 87db7579ebd5ded337056eb765542eb2608f16e3 (patch) | |
tree | c57c5124e686993625127553f9f92f3b4a56f4bc /Documentation/ABI/testing/sysfs-class-ocxl | |
parent | MAINTAINERS: Remove self from powerpc EEH (diff) | |
download | linux-87db7579ebd5ded337056eb765542eb2608f16e3.tar.xz linux-87db7579ebd5ded337056eb765542eb2608f16e3.zip |
ocxl: control via sysfs whether the FPGA is reloaded on a link reset
Some opencapi FPGA images allow to control if the FPGA should be reloaded
on the next adapter reset. If it is supported, the image specifies it
through a Vendor Specific DVSEC in the config space of function 0.
Signed-off-by: Philippe Bergheaud <felix@linux.ibm.com>
Signed-off-by: Frederic Barrat <fbarrat@linux.ibm.com>
Reviewed-by: Andrew Donnellan <ajd@linux.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20200619140439.153962-1-fbarrat@linux.ibm.com
Diffstat (limited to 'Documentation/ABI/testing/sysfs-class-ocxl')
-rw-r--r-- | Documentation/ABI/testing/sysfs-class-ocxl | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/Documentation/ABI/testing/sysfs-class-ocxl b/Documentation/ABI/testing/sysfs-class-ocxl index b5b1fa197592..ae1276efa45a 100644 --- a/Documentation/ABI/testing/sysfs-class-ocxl +++ b/Documentation/ABI/testing/sysfs-class-ocxl @@ -33,3 +33,14 @@ Date: January 2018 Contact: linuxppc-dev@lists.ozlabs.org Description: read/write Give access the global mmio area for the AFU + +What: /sys/class/ocxl/<afu name>/reload_on_reset +Date: February 2020 +Contact: linuxppc-dev@lists.ozlabs.org +Description: read/write + Control whether the FPGA is reloaded on a link reset. Enabled + through a vendor-specific logic block on the FPGA. + 0 Do not reload FPGA image from flash + 1 Reload FPGA image from flash + unavailable + The device does not support this capability |