diff options
| author | Thomas Gleixner <tglx@linutronix.de> | 2020-03-15 10:53:11 +0100 |
|---|---|---|
| committer | Thomas Gleixner <tglx@linutronix.de> | 2020-03-15 10:53:11 +0100 |
| commit | 92c227554c8e735a494cd4ddca2d5bebcd705b2c (patch) | |
| tree | 5def67c6c4e60387dd8cf4a04137938bb842f425 /Documentation/arm64/silicon-errata.rst | |
| parent | genirq/irqdomain: Make sure all irq domain flags are distinct (diff) | |
| parent | irqchip/gic-v3: Workaround Cavium erratum 38539 when reading GICD_TYPER2 (diff) | |
| download | linux-92c227554c8e735a494cd4ddca2d5bebcd705b2c.tar.xz linux-92c227554c8e735a494cd4ddca2d5bebcd705b2c.zip | |
Merge tag 'irqchip-fixes-5.6-2' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/urgent
Pull irqchip fixes from Marc Zyngier:
- Add workaround for Cavium/Marvell ThunderX unimplemented GIC registers
Diffstat (limited to 'Documentation/arm64/silicon-errata.rst')
| -rw-r--r-- | Documentation/arm64/silicon-errata.rst | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/Documentation/arm64/silicon-errata.rst b/Documentation/arm64/silicon-errata.rst index 9120e59578dc..2c08c628febd 100644 --- a/Documentation/arm64/silicon-errata.rst +++ b/Documentation/arm64/silicon-errata.rst @@ -110,6 +110,8 @@ stable kernels. +----------------+-----------------+-----------------+-----------------------------+ | Cavium | ThunderX GICv3 | #23154 | CAVIUM_ERRATUM_23154 | +----------------+-----------------+-----------------+-----------------------------+ +| Cavium | ThunderX GICv3 | #38539 | N/A | ++----------------+-----------------+-----------------+-----------------------------+ | Cavium | ThunderX Core | #27456 | CAVIUM_ERRATUM_27456 | +----------------+-----------------+-----------------+-----------------------------+ | Cavium | ThunderX Core | #30115 | CAVIUM_ERRATUM_30115 | |