summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/vexpress-scc.txt
diff options
context:
space:
mode:
authorPawel Moll <pawel.moll@arm.com>2013-08-07 13:50:26 +0200
committerPawel Moll <pawel.moll@arm.com>2013-08-07 15:55:27 +0200
commitceca0e1c3930c942cb849620ebe8fdafb55b5cda (patch)
tree8fd853fd82b7c86e70d1ec780b4595ceb4408b7e /Documentation/devicetree/bindings/arm/vexpress-scc.txt
parentARM: vexpress/TC2: add Serial Power Controller (SPC) support (diff)
downloadlinux-ceca0e1c3930c942cb849620ebe8fdafb55b5cda.tar.xz
linux-ceca0e1c3930c942cb849620ebe8fdafb55b5cda.zip
ARM: vexpress: Add SCC to V2P-CA15_A7's device tree
SCC (Serial Configuration Controller) is used to set initial conditions for the test chip (TC2). Its registers are also mapped in normal address space and used to obtain runtime information and for power management. Signed-off-by: Pawel Moll <pawel.moll@arm.com>
Diffstat (limited to 'Documentation/devicetree/bindings/arm/vexpress-scc.txt')
-rw-r--r--Documentation/devicetree/bindings/arm/vexpress-scc.txt33
1 files changed, 33 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/vexpress-scc.txt b/Documentation/devicetree/bindings/arm/vexpress-scc.txt
new file mode 100644
index 000000000000..ae5043e42e5d
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/vexpress-scc.txt
@@ -0,0 +1,33 @@
+ARM Versatile Express Serial Configuration Controller
+-----------------------------------------------------
+
+Test chips for ARM Versatile Express platform implement SCC (Serial
+Configuration Controller) interface, used to set initial conditions
+for the test chip.
+
+In some cases its registers are also mapped in normal address space
+and can be used to obtain runtime information about the chip internals
+(like silicon temperature sensors) and as interface to other subsystems
+like platform configuration control and power management.
+
+Required properties:
+
+- compatible value: "arm,vexpress-scc,<model>", "arm,vexpress-scc";
+ where <model> is the full tile model name (as used
+ in the tile's Technical Reference Manual),
+ eg. for Coretile Express A15x2 A7x3 (V2P-CA15_A7):
+ compatible = "arm,vexpress-scc,v2p-ca15_a7", "arm,vexpress-scc";
+
+Optional properties:
+
+- reg: when the SCC is memory mapped, physical address and size of the
+ registers window
+- interrupts: when the SCC can generate a system-level interrupt
+
+Example:
+
+ scc@7fff0000 {
+ compatible = "arm,vexpress-scc,v2p-ca15_a7", "arm,vexpress-scc";
+ reg = <0 0x7fff0000 0 0x1000>;
+ interrupts = <0 95 4>;
+ };