diff options
author | Kris Chaplin <kris.chaplin@amd.com> | 2023-11-07 19:06:51 +0100 |
---|---|---|
committer | Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> | 2023-11-15 22:04:01 +0100 |
commit | 3427fa5b32bbf54e51a2fde347a88161ff16a641 (patch) | |
tree | e32db1282f742e3893d72aa323272f5e49a3aefe /Documentation/devicetree/bindings/w1 | |
parent | Linux 6.7-rc1 (diff) | |
download | linux-3427fa5b32bbf54e51a2fde347a88161ff16a641.tar.xz linux-3427fa5b32bbf54e51a2fde347a88161ff16a641.zip |
dt-bindings: w1: Add AMD AXI w1 host and MAINTAINERS entry
Add YAML DT schema for the AMD AXI w1 host IP.
This hardware guarantees protocol timing for driving off-board devices
such as thermal sensors, proms, etc using the 1wire protocol. The IP
has a register to detect hardware version and so the binding does not
have an explicit version number.
Add MAINTAINERS entry for DT schema.
Co-developed-by: Thomas Delev <thomas.delev@amd.com>
Signed-off-by: Thomas Delev <thomas.delev@amd.com>
Signed-off-by: Kris Chaplin <kris.chaplin@amd.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20231107180814.615933-2-kris.chaplin@amd.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/w1')
-rw-r--r-- | Documentation/devicetree/bindings/w1/amd,axi-1wire-host.yaml | 44 |
1 files changed, 44 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/w1/amd,axi-1wire-host.yaml b/Documentation/devicetree/bindings/w1/amd,axi-1wire-host.yaml new file mode 100644 index 000000000000..ef70fa2c0c5d --- /dev/null +++ b/Documentation/devicetree/bindings/w1/amd,axi-1wire-host.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/w1/amd,axi-1wire-host.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: AMD AXI 1-wire bus host for programmable logic + +maintainers: + - Kris Chaplin <kris.chaplin@amd.com> + +properties: + compatible: + const: amd,axi-1wire-host + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + interrupts: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - interrupts + +additionalProperties: false + +examples: + - | + #include <dt-bindings/interrupt-controller/arm-gic.h> + + onewire@a0000000 { + compatible = "amd,axi-1wire-host"; + reg = <0xa0000000 0x10000>; + clocks = <&zynqmp_clk 0x47>; + interrupts = <GIC_SPI 0x59 IRQ_TYPE_LEVEL_HIGH>; + }; + +... |