diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2014-11-12 19:08:31 +0100 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2014-11-23 17:02:56 +0100 |
| commit | 95e94c1fadcd1959857db45c2e11810a893badd0 (patch) | |
| tree | 2c62bbbe6df23b6b1ab8bb5660d06dc3384a58fd /Documentation/java.txt | |
| parent | clk: sunxi: Specify number of child clocks for divs clocks (diff) | |
| download | linux-95e94c1fadcd1959857db45c2e11810a893badd0.tar.xz linux-95e94c1fadcd1959857db45c2e11810a893badd0.zip | |
clk: sunxi: Implement A31 PLL6 as a divs clock for 2x output
Some clock modules on the A31 use PLL6x2 as one of their inputs.
This patch changes the PLL6 implementation for A31 to a divs clock,
i.e. clock with multiple outputs that have different dividers.
The first output will be the normal PLL6 output, and the second
will be PLL6x2.
This patch fixes the PLL6 N factor in the clock driver, and removes
any /2 dividers in the PLL6 factors clock part. The N factor counts
from 1 to 32, mapping to values 0 to 31, as shown in the A31 manual.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'Documentation/java.txt')
0 files changed, 0 insertions, 0 deletions