diff options
| author | Anatol Pomozov <anatol.pomozov@gmail.com> | 2013-05-09 01:56:16 +0200 |
|---|---|---|
| committer | Jiri Kosina <jkosina@suse.cz> | 2013-05-28 12:02:12 +0200 |
| commit | f884ab15afdc5514e88105c92a4e2e1e6539869a (patch) | |
| tree | 24d2bca7a44b4302ca30bdd460a222d677fe1e9b /Documentation/pinctrl.txt | |
| parent | btrfs: fix btrfs_extend_item() comment (diff) | |
| download | linux-f884ab15afdc5514e88105c92a4e2e1e6539869a.tar.xz linux-f884ab15afdc5514e88105c92a4e2e1e6539869a.zip | |
doc: fix misspellings with 'codespell' tool
Signed-off-by: Anatol Pomozov <anatol.pomozov@gmail.com>
Signed-off-by: Jiri Kosina <jkosina@suse.cz>
Diffstat (limited to 'Documentation/pinctrl.txt')
| -rw-r--r-- | Documentation/pinctrl.txt | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/pinctrl.txt b/Documentation/pinctrl.txt index 447fd4cd54ec..d3c6d3dd7d4d 100644 --- a/Documentation/pinctrl.txt +++ b/Documentation/pinctrl.txt @@ -298,7 +298,7 @@ Since the pin controller subsystem have its pinspace local to the pin controller we need a mapping so that the pin control subsystem can figure out which pin controller handles control of a certain GPIO pin. Since a single pin controller may be muxing several GPIO ranges (typically SoCs that have -one set of pins but internally several GPIO silicon blocks, each modeled as +one set of pins but internally several GPIO silicon blocks, each modelled as a struct gpio_chip) any number of GPIO ranges can be added to a pin controller instance like this: |