diff options
| author | Ben Chuang <ben.chuang@genesyslogic.com.tw> | 2019-08-27 02:32:55 +0200 |
|---|---|---|
| committer | Ulf Hansson <ulf.hansson@linaro.org> | 2019-09-11 15:58:39 +0200 |
| commit | 1beabbdba708bc9b6d7fc04695cc98d1287d92f2 (patch) | |
| tree | f309d239cbdbcd76d505ad5fdc812664cf3fbdd0 /Documentation/timers | |
| parent | mmc: sdhci: Change timeout of loop for checking internal clock stable (diff) | |
| download | linux-1beabbdba708bc9b6d7fc04695cc98d1287d92f2.tar.xz linux-1beabbdba708bc9b6d7fc04695cc98d1287d92f2.zip | |
mmc: sdhci: Add PLL Enable support to internal clock setup
The GL9750 and GL9755 chipsets, and possibly others, require PLL Enable
setup as part of the internal clock setup as described in 3.2.1 Internal
Clock Setup Sequence of SD Host Controller Simplified Specification
Version 4.20.
Signed-off-by: Ben Chuang <ben.chuang@genesyslogic.com.tw>
Co-developed-by: Michael K Johnson <johnsonm@danlj.org>
Signed-off-by: Michael K Johnson <johnsonm@danlj.org>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'Documentation/timers')
0 files changed, 0 insertions, 0 deletions