diff options
| author | yangbo lu <yangbo.lu@nxp.com> | 2017-04-20 08:58:29 +0200 |
|---|---|---|
| committer | Ulf Hansson <ulf.hansson@linaro.org> | 2017-04-28 14:53:13 +0200 |
| commit | a627f025eb0534052ff451427c16750b3530634c (patch) | |
| tree | 60a8e75c77fff90b506ddebdfa72a36348d001a5 /Documentation | |
| parent | mmc: sdhci-of-esdhc: poll ESDHC_CLOCK_STABLE bit with udelay (diff) | |
| download | linux-a627f025eb0534052ff451427c16750b3530634c.tar.xz linux-a627f025eb0534052ff451427c16750b3530634c.zip | |
mmc: sdhci-of-esdhc: limit SD clock for ls1012a/ls1046a
The ls1046a datasheet specified that the max SD clock frequency
for eSDHC SDR104/HS200 was 167MHz, and the ls1012a datasheet
specified it's 125MHz for ls1012a. So this patch is to add the
limitation.
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'Documentation')
0 files changed, 0 insertions, 0 deletions