summaryrefslogtreecommitdiffstats
path: root/arch/arc/boot/Makefile
diff options
context:
space:
mode:
authorVineet Gupta <vgupta@kernel.org>2024-03-28 06:19:25 +0100
committerVineet Gupta <vgupta@kernel.org>2024-04-02 03:40:39 +0200
commitd5272aaa8257920c7b398f953ada65e25c248f9a (patch)
tree9d0318884cfe44c0761fc81d7acdadf7f5abf85b /arch/arc/boot/Makefile
parentARC: Fix -Wmissing-prototypes warnings (diff)
downloadlinux-d5272aaa8257920c7b398f953ada65e25c248f9a.tar.xz
linux-d5272aaa8257920c7b398f953ada65e25c248f9a.zip
ARC: mm: fix new code about cache aliasing
Manual/partial revert of 8690bbcf3b70 ("Introduce cpu_dcache_is_aliasing() across all architectures") Current generation of ARCv2/ARCv3 based HSxx cores are only PIPT (to software at least). Legacy ARC700 cpus could be VIPT aliasing (based on cache geometry and PAGE_SIZE) [1] however recently that support was ripped out so VIPT aliasing cache is not relevant to ARC anymore. [1] http://lists.infradead.org/pipermail/linux-snps-arc/2023-February/006899.html Acked-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com> Signed-off-by: Vineet Gupta <vgupta@kernel.org>
Diffstat (limited to 'arch/arc/boot/Makefile')
0 files changed, 0 insertions, 0 deletions