summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/arm-realview-pb11mp.dts
diff options
context:
space:
mode:
authorLinus Walleij <linus.walleij@linaro.org>2015-12-30 21:05:09 +0100
committerArnd Bergmann <arnd@arndb.de>2015-12-31 16:49:17 +0100
commitef2a27059226327228238a55208d8c11b80013c9 (patch)
treeaa001b3ed3716e227c45a668be9190aeb892f1be /arch/arm/boot/dts/arm-realview-pb11mp.dts
parentMerge tag 'davinci-for-v4.5/dts' of git://git.kernel.org/pub/scm/linux/kernel... (diff)
downloadlinux-ef2a27059226327228238a55208d8c11b80013c9.tar.xz
linux-ef2a27059226327228238a55208d8c11b80013c9.zip
ARM: realview: set up cache correctly on the PB11MPCore
The L2 cache comes up in a "safe mode" on the PB11MPCore, as it has several issues. This sets it up properly with the right size and associativity, also requiring the outer sync to be disabled for the machine to boot properly. Cc: Russell King <linux@arm.linux.org.uk> Cc: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/boot/dts/arm-realview-pb11mp.dts')
-rw-r--r--arch/arm/boot/dts/arm-realview-pb11mp.dts13
1 files changed, 13 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/arm-realview-pb11mp.dts b/arch/arm/boot/dts/arm-realview-pb11mp.dts
index 896bd21d320c..da755c9851a7 100644
--- a/arch/arm/boot/dts/arm-realview-pb11mp.dts
+++ b/arch/arm/boot/dts/arm-realview-pb11mp.dts
@@ -99,6 +99,19 @@
<0 31 IRQ_TYPE_LEVEL_HIGH>;
cache-unified;
cache-level = <2>;
+ /*
+ * Override default cache size, sets and
+ * associativity as these may be erroneously set
+ * up by boot loader(s), probably for safety
+ * since th outer sync operation can cause the
+ * cache to hang unless disabled.
+ */
+ cache-size = <1048576>; // 1MB
+ cache-sets = <4096>;
+ cache-line-size = <32>;
+ arm,shared-override;
+ arm,parity-enable;
+ arm,outer-sync-disable;
};
scu@1f000000 {