summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/hisi-x5hd2-dkb.dts
diff options
context:
space:
mode:
authorHaifeng Yan <yanhaifeng@gmail.com>2014-04-11 06:50:13 +0200
committerOlof Johansson <olof@lixom.net>2014-07-31 07:32:21 +0200
commit75a4795a1d1bccb2e7c7def1be50b32cd1389b6e (patch)
treecdebfcc8a82fda7bd904cd0d7c434d8f4cb1814b /arch/arm/boot/dts/hisi-x5hd2-dkb.dts
parentARM: debug: Rename Hi3716 to HIX5HD2 (diff)
downloadlinux-75a4795a1d1bccb2e7c7def1be50b32cd1389b6e.tar.xz
linux-75a4795a1d1bccb2e7c7def1be50b32cd1389b6e.zip
ARM: dts: Add hix5hd2-dkb dts file.
Add dts file for Hisilicon x5hd2 development kit board. Signed-off-by: Haifeng Yan <yanhaifeng@gmail.com> Signed-off-by: Jiancheng Xue <jchxue@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> Acked-by: Wei Xu <xuwei5@hisilicon.com> [olof: Rename dts/dtsi to include hisi prefix] Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'arch/arm/boot/dts/hisi-x5hd2-dkb.dts')
-rw-r--r--arch/arm/boot/dts/hisi-x5hd2-dkb.dts52
1 files changed, 52 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/hisi-x5hd2-dkb.dts b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts
new file mode 100644
index 000000000000..9eafb7b00a26
--- /dev/null
+++ b/arch/arm/boot/dts/hisi-x5hd2-dkb.dts
@@ -0,0 +1,52 @@
+/*
+ * Copyright (c) 2013-2014 Linaro Ltd.
+ * Copyright (c) 2013-2014 Hisilicon Limited.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * publishhed by the Free Software Foundation.
+ */
+
+/dts-v1/;
+#include "hisi-x5hd2.dtsi"
+
+/ {
+ model = "Hisilicon HIX5HD2 Development Board";
+ compatible = "hisilicon,hix5hd2";
+
+ chosen {
+ bootargs = "console=ttyAMA0,115200 earlyprintk";
+ };
+
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cpu@0 {
+ compatible = "arm,cortex-a9";
+ device_type = "cpu";
+ reg = <0>;
+ next-level-cache = <&l2>;
+ };
+
+ cpu@1 {
+ compatible = "arm,cortex-a9";
+ device_type = "cpu";
+ reg = <1>;
+ next-level-cache = <&l2>;
+ };
+ };
+
+ memory {
+ device_type = "memory";
+ reg = <0x00000000 0x80000000>;
+ };
+};
+
+&timer0 {
+ status = "okay";
+};
+
+&uart0 {
+ status = "okay";
+};