summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/imx53-qsb-common.dtsi
diff options
context:
space:
mode:
authorFabio Estevam <festevam@gmail.com>2019-10-24 23:57:12 +0200
committerShawn Guo <shawnguo@kernel.org>2019-10-28 12:54:17 +0100
commitf324c952902e64e1784f83217d427ba43d801ec4 (patch)
tree708cb35179b527749952a97cffdbb7508176199e /arch/arm/boot/dts/imx53-qsb-common.dtsi
parentARM: dts: imx53: Spelling s/configration/configuration/ (diff)
downloadlinux-f324c952902e64e1784f83217d427ba43d801ec4.tar.xz
linux-f324c952902e64e1784f83217d427ba43d801ec4.zip
ARM: dts: imx53-qsb: Use DRM bindings for the Seiko 43WVF1G panel
Currently the parallel panel that is supported is the CLAA WVGA panel, which is the one that comes with the i.MX51 Babbage board. The default parallel panel that goes with the imx53-qsb board is the Seiko 43WVF1G LCD, so switch to the Seiko one. While at it convert to DRM bindings. The parallel display still remains disabled as the default display port is the TVE output. Signed-off-by: Fabio Estevam <festevam@gmail.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx53-qsb-common.dtsi')
-rw-r--r--arch/arm/boot/dts/imx53-qsb-common.dtsi44
1 files changed, 24 insertions, 20 deletions
diff --git a/arch/arm/boot/dts/imx53-qsb-common.dtsi b/arch/arm/boot/dts/imx53-qsb-common.dtsi
index f00dda334976..9b4efcd82636 100644
--- a/arch/arm/boot/dts/imx53-qsb-common.dtsi
+++ b/arch/arm/boot/dts/imx53-qsb-common.dtsi
@@ -18,34 +18,28 @@
display0: disp0 {
compatible = "fsl,imx-parallel-display";
- interface-pix-fmt = "rgb565";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ipu_disp0>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
status = "disabled";
- display-timings {
- claawvga {
- native-mode;
- clock-frequency = <27000000>;
- hactive = <800>;
- vactive = <480>;
- hback-porch = <40>;
- hfront-porch = <60>;
- vback-porch = <10>;
- vfront-porch = <10>;
- hsync-len = <20>;
- vsync-len = <10>;
- hsync-active = <0>;
- vsync-active = <0>;
- de-active = <1>;
- pixelclk-active = <0>;
- };
- };
- port {
+ port@0 {
+ reg = <0>;
+
display0_in: endpoint {
remote-endpoint = <&ipu_di0_disp0>;
};
};
+
+ port@1 {
+ reg = <1>;
+
+ display_out: endpoint {
+ remote-endpoint = <&panel_in>;
+ };
+ };
};
gpio-keys {
@@ -84,6 +78,16 @@
};
};
+ panel {
+ compatible = "sii,43wvf1g";
+
+ port {
+ panel_in: endpoint {
+ remote-endpoint = <&display_out>;
+ };
+ };
+ };
+
regulators {
compatible = "simple-bus";
#address-cells = <1>;