summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/imx6sx-sdb.dtsi
diff options
context:
space:
mode:
authorFabio Estevam <fabio.estevam@nxp.com>2017-11-21 23:50:00 +0100
committerShawn Guo <shawnguo@kernel.org>2017-12-26 09:15:44 +0100
commit03163470b138f1050cb5bd3cf1bad9c2affa05d8 (patch)
treede43b4b03a6cc1e336f2c2ff3ab3baaea792d5fa /arch/arm/boot/dts/imx6sx-sdb.dtsi
parentARM: dts: imx6sx-sdb: Rearrange the regulators node (diff)
downloadlinux-03163470b138f1050cb5bd3cf1bad9c2affa05d8.tar.xz
linux-03163470b138f1050cb5bd3cf1bad9c2affa05d8.zip
ARM: dts: imx6sx-sdb: Add PCIe support
Add support for PCIe support. Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx6sx-sdb.dtsi')
-rw-r--r--arch/arm/boot/dts/imx6sx-sdb.dtsi31
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6sx-sdb.dtsi b/arch/arm/boot/dts/imx6sx-sdb.dtsi
index d76b458a3cbe..d57a41c9c4b3 100644
--- a/arch/arm/boot/dts/imx6sx-sdb.dtsi
+++ b/arch/arm/boot/dts/imx6sx-sdb.dtsi
@@ -118,6 +118,17 @@
gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
};
+ reg_pcie_gpio: regulator-pcie-gpio {
+ compatible = "regulator-fixed";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie_reg>;
+ regulator-name = "MPCIE_3V3";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ gpio = <&gpio2 1 GPIO_ACTIVE_HIGH>;
+ enable-active-high;
+ };
+
sound {
compatible = "fsl,imx6sx-sdb-wm8962", "fsl,imx-audio-wm8962";
model = "wm8962-audio";
@@ -199,6 +210,14 @@
};
};
+&pcie {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pcie>;
+ reset-gpio = <&gpio2 0 GPIO_ACTIVE_LOW>;
+ vpcie-supply = <&reg_pcie_gpio>;
+ status = "okay";
+};
+
&lcdif1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_lcd>;
@@ -440,6 +459,18 @@
>;
};
+ pinctrl_pcie: pciegrp {
+ fsl,pins = <
+ MX6SX_PAD_ENET1_COL__GPIO2_IO_0 0x10b0
+ >;
+ };
+
+ pinctrl_pcie_reg: pciereggrp {
+ fsl,pins = <
+ MX6SX_PAD_ENET1_CRS__GPIO2_IO_1 0x10b0
+ >;
+ };
+
pinctrl_peri_3v3: peri3v3grp {
fsl,pins = <
MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16 0x80000000