summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/imx7d-pinfunc.h
diff options
context:
space:
mode:
authorStefan Agner <stefan@agner.ch>2016-05-05 22:12:24 +0200
committerShawn Guo <shawnguo@kernel.org>2016-06-06 10:27:49 +0200
commit97f5c1817b7e3c159b2c079df97415580096b7ad (patch)
tree66e18cc8eb7125821b87a057819ac8ebe3e9dd38 /arch/arm/boot/dts/imx7d-pinfunc.h
parentARM: dts: imx6ul-14x14-evk: Pass "fsl, sai-mclk-direction-output" (diff)
downloadlinux-97f5c1817b7e3c159b2c079df97415580096b7ad.tar.xz
linux-97f5c1817b7e3c159b2c079df97415580096b7ad.zip
ARM: dts: imx7d-pinfunc: add input mux for UART2 RX DTE mode
Add input mux for UART2 RX in DTE mode. This allows to use the pad UART2_TX_DATA_ALT0 as UART2 RX. This particular input select seems to be missing in current reference manuals (Rev. B), but when looking at the tables and other UART input select registers (e.g. UART3) it seems naturally that this input mux register also has a fourth pad option for UART2_TX_DATA_ALT0. It has also been proven to be required to use UART2 in DTE mode and the particular pads on the Colibri iMX7 platform. Signed-off-by: Stefan Agner <stefan@agner.ch> Acked-by: Frank Li <Frank.Li@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx7d-pinfunc.h')
-rw-r--r--arch/arm/boot/dts/imx7d-pinfunc.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/imx7d-pinfunc.h b/arch/arm/boot/dts/imx7d-pinfunc.h
index eeda78347619..3f9f0d9c8094 100644
--- a/arch/arm/boot/dts/imx7d-pinfunc.h
+++ b/arch/arm/boot/dts/imx7d-pinfunc.h
@@ -594,7 +594,7 @@
#define MX7D_PAD_UART2_RX_DATA__GPIO4_IO2 0x0130 0x03A0 0x0000 0x5 0x0
#define MX7D_PAD_UART2_RX_DATA__ENET2_MDIO 0x0130 0x03A0 0x0000 0x6 0x0
#define MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX 0x0134 0x03A4 0x0000 0x0 0x0
-#define MX7D_PAD_UART2_TX_DATA__UART2_DTE_RX 0x0134 0x03A4 0x0000 0x0 0x0
+#define MX7D_PAD_UART2_TX_DATA__UART2_DTE_RX 0x0134 0x03A4 0x06FC 0x0 0x3
#define MX7D_PAD_UART2_TX_DATA__I2C2_SDA 0x0134 0x03A4 0x05E0 0x1 0x0
#define MX7D_PAD_UART2_TX_DATA__SAI3_RX_DATA0 0x0134 0x03A4 0x06C8 0x2 0x0
#define MX7D_PAD_UART2_TX_DATA__ECSPI1_RDY 0x0134 0x03A4 0x0000 0x3 0x0