summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/mt8127.dtsi
diff options
context:
space:
mode:
authorEddie Huang <eddie.huang@mediatek.com>2014-10-22 15:12:00 +0200
committerMatthias Brugger <matthias.bgg@gmail.com>2015-01-02 19:13:58 +0100
commit0714947369cdb2b9b8cc24aa07264d4b61ea4fd9 (patch)
tree02fd282f8a803cdc989b5acb0bc50ab93fbea643 /arch/arm/boot/dts/mt8127.dtsi
parentARM: mediatek: Add sysirq in mt6589/mt8135/mt8127 dtsi (diff)
downloadlinux-0714947369cdb2b9b8cc24aa07264d4b61ea4fd9.tar.xz
linux-0714947369cdb2b9b8cc24aa07264d4b61ea4fd9.zip
ARM: mediatek: add UART dts for mt8127 and mt8135
This add dts support for mt8127 and mt8135 SOC UART Signed-off-by: Eddie Huang <eddie.huang@mediatek.com> Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
Diffstat (limited to 'arch/arm/boot/dts/mt8127.dtsi')
-rw-r--r--arch/arm/boot/dts/mt8127.dtsi38
1 files changed, 38 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/mt8127.dtsi b/arch/arm/boot/dts/mt8127.dtsi
index a325404c714c..aaa786233d93 100644
--- a/arch/arm/boot/dts/mt8127.dtsi
+++ b/arch/arm/boot/dts/mt8127.dtsi
@@ -64,6 +64,12 @@
clock-frequency = <32000>;
#clock-cells = <0>;
};
+
+ uart_clk: dummy26m {
+ compatible = "fixed-clock";
+ clock-frequency = <26000000>;
+ #clock-cells = <0>;
+ };
};
soc {
@@ -100,5 +106,37 @@
<0 0x10214000 0 0x2000>,
<0 0x10216000 0 0x2000>;
};
+
+ uart0: serial@11006000 {
+ compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
+ reg = <0 0x11002000 0 0x400>;
+ interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&uart_clk>;
+ status = "disabled";
+ };
+
+ uart1: serial@11007000 {
+ compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
+ reg = <0 0x11003000 0 0x400>;
+ interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&uart_clk>;
+ status = "disabled";
+ };
+
+ uart2: serial@11008000 {
+ compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
+ reg = <0 0x11004000 0 0x400>;
+ interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&uart_clk>;
+ status = "disabled";
+ };
+
+ uart3: serial@11009000 {
+ compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
+ reg = <0 0x11005000 0 0x400>;
+ interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&uart_clk>;
+ status = "disabled";
+ };
};
};