summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/omap2420-n8x0-common.dtsi
diff options
context:
space:
mode:
authorTony Lindgren <tony@atomide.com>2013-11-26 00:15:24 +0100
committerTony Lindgren <tony@atomide.com>2013-11-26 00:15:24 +0100
commita900f51646f5e77b5a7fc164bfb10eed55497861 (patch)
tree90447c9dbe2fac49b5e55a495a14567fdedd86b1 /arch/arm/boot/dts/omap2420-n8x0-common.dtsi
parentARM: dts: Add basic device tree support for omap2430 sdp (diff)
downloadlinux-a900f51646f5e77b5a7fc164bfb10eed55497861.tar.xz
linux-a900f51646f5e77b5a7fc164bfb10eed55497861.zip
ARM: dts: Add basic Nokia N8X0 support
Add minimal device tree support for n8x0 boards so we can make omap2 device tree only. Note that we still need to initialize various platform data quirks to keep things working until n8x0 drivers support device tree. Here's a rough todo list for the people using n8x0: 1. Update menelaus for device tree and set up regulators at least for the MMC driver 2. Remove the MMC regulator platform data callback by using the Menlaus regulators directly in the driver passed from the .dts file 3. Update GPMC connected devices for onenand and tusb6010 for device tree We're planning to remove all legacy platform data for mach-omap2 over next few merge cycles, so if people are still using n8x0, please fix the issues above. Cc: devicetree@vger.kernel.org Cc: "BenoƮt Cousson" <bcousson@baylibre.com> Tested-by: Aaro Koskinen <aaro.koskinen@iki.fi> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/omap2420-n8x0-common.dtsi')
-rw-r--r--arch/arm/boot/dts/omap2420-n8x0-common.dtsi34
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/omap2420-n8x0-common.dtsi b/arch/arm/boot/dts/omap2420-n8x0-common.dtsi
new file mode 100644
index 000000000000..c5396933d026
--- /dev/null
+++ b/arch/arm/boot/dts/omap2420-n8x0-common.dtsi
@@ -0,0 +1,34 @@
+#include "omap2420.dtsi"
+
+/ {
+ memory {
+ device_type = "memory";
+ reg = <0x80000000 0x8000000>; /* 128 MB */
+ };
+
+ ocp {
+ i2c@0 {
+ compatible = "i2c-cbus-gpio";
+ gpios = <&gpio3 2 0 /* gpio66 clk */
+ &gpio3 1 0 /* gpio65 dat */
+ &gpio3 0 0 /* gpio64 sel */
+ >;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ retu_mfd: retu@1 {
+ compatible = "retu-mfd";
+ interrupt-parent = <&gpio4>;
+ interrupts = <12 IRQ_TYPE_EDGE_RISING>;
+ reg = <0x1>;
+ };
+ };
+ };
+};
+
+&i2c1 {
+ clock-frequency = <400000>;
+};
+
+&i2c2 {
+ clock-frequency = <400000>;
+};