summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/omap5.dtsi
diff options
context:
space:
mode:
authorSuman Anna <s-anna@ti.com>2015-04-24 19:54:20 +0200
committerTony Lindgren <tony@atomide.com>2015-05-04 19:21:01 +0200
commite7309c2673a389a495fcfad70376d3bae8b9bc89 (patch)
tree3c99b70ca2f511fc04e924f42df6824d6b47dde1 /arch/arm/boot/dts/omap5.dtsi
parentbus: omap_l3_noc: Fix offset for DRA7 CLK1_HOST_CLK1_2 instance (diff)
downloadlinux-e7309c2673a389a495fcfad70376d3bae8b9bc89.tar.xz
linux-e7309c2673a389a495fcfad70376d3bae8b9bc89.zip
bus: omap_l3_noc: Fix master id address decoding for OMAP5
The L3 Error handling on OMAP5 for the most part is very similar to that of OMAP4, and had leveraged common data structures and register layout definitions so far. Upon closer inspection, there are a few minor differences causing an incorrect decoding and reporting of the master NIU upon an error: 1. The L3_TARG_STDERRLOG_MSTADDR.STDERRLOG_MSTADDR occupies 11 bits on OMAP5 as against 8 bits on OMAP4, with the master NIU connID encoded in the 6 MSBs of the STDERRLOG_MSTADDR field. 2. The CLK3 FlagMux component has 1 input source on OMAP4 and 3 input sources on OMAP5. The common DEBUGSS source is at a different input on each SoC. Fix the above issues by using a OMAP5-specific compatible property and using SoC-specific data where there are differences. Signed-off-by: Suman Anna <s-anna@ti.com> Acked-by: Nishanth Menon <nm@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/omap5.dtsi')
-rw-r--r--arch/arm/boot/dts/omap5.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi
index efe5f737f39b..7d24ae0306b5 100644
--- a/arch/arm/boot/dts/omap5.dtsi
+++ b/arch/arm/boot/dts/omap5.dtsi
@@ -128,7 +128,7 @@
* hierarchy.
*/
ocp {
- compatible = "ti,omap4-l3-noc", "simple-bus";
+ compatible = "ti,omap5-l3-noc", "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges;