summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/stih407-pinctrl.dtsi
diff options
context:
space:
mode:
authorPeter Griffin <peter.griffin@linaro.org>2015-09-28 14:37:00 +0200
committerMaxime Coquelin <maxime.coquelin@st.com>2015-09-30 10:04:30 +0200
commit8eefa90f3c808af200c041274a8268e20fbedbf7 (patch)
treefda9224b5e7605080f93161a02b5af29ccacb5b6 /arch/arm/boot/dts/stih407-pinctrl.dtsi
parentARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config (diff)
downloadlinux-8eefa90f3c808af200c041274a8268e20fbedbf7.tar.xz
linux-8eefa90f3c808af200c041274a8268e20fbedbf7.zip
ARM: DT: STiH407: Add NAND flash controller pin configuration
This patch adds NAND flash support controller pin configuration for STiH407 family silicon. Signed-off-by: Christophe Kerello <christophe.kerello@st.com> Acked-by: Lee Jones <lee.jones@linaro.org> Acked-by: Patrice Chotard <patrice.chotard@st.com> Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
Diffstat (limited to 'arch/arm/boot/dts/stih407-pinctrl.dtsi')
-rw-r--r--arch/arm/boot/dts/stih407-pinctrl.dtsi23
1 files changed, 23 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi
index b7a405f49b69..d281f9cfc83f 100644
--- a/arch/arm/boot/dts/stih407-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi
@@ -1085,6 +1085,29 @@
};
};
};
+
+ nand {
+ pinctrl_nand: nand {
+ st,pins {
+ nand_cs1 = <&pio40 6 ALT3 OUT>;
+ nand_cs0 = <&pio40 7 ALT3 OUT>;
+ nand_d0 = <&pio41 0 ALT3 BIDIR>;
+ nand_d1 = <&pio41 1 ALT3 BIDIR>;
+ nand_d2 = <&pio41 2 ALT3 BIDIR>;
+ nand_d3 = <&pio41 3 ALT3 BIDIR>;
+ nand_d4 = <&pio41 4 ALT3 BIDIR>;
+ nand_d5 = <&pio41 5 ALT3 BIDIR>;
+ nand_d6 = <&pio41 6 ALT3 BIDIR>;
+ nand_d7 = <&pio41 7 ALT3 BIDIR>;
+ nand_we = <&pio42 0 ALT3 OUT>;
+ nand_dqs = <&pio42 1 ALT3 OUT>;
+ nand_ale = <&pio42 2 ALT3 OUT>;
+ nand_cle = <&pio42 3 ALT3 OUT>;
+ nand_rnb = <&pio42 4 ALT3 IN>;
+ nand_oe = <&pio42 5 ALT3 OUT>;
+ };
+ };
+ };
};
};
};