summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts
diff options
context:
space:
mode:
authorIcenowy Zheng <icenowy@aosc.io>2020-09-23 03:00:12 +0200
committerMaxime Ripard <maxime@cerno.tech>2020-09-28 12:09:22 +0200
commitb5a2221c077a54886cc3161c95ae5c3511049299 (patch)
tree68a606235350786cd75be593f9b35f0cf2990bf2 /arch/arm/boot/dts
parentARM: dts: sun8i: V3/V3s/S3/S3L: add pinctrl for 8-bit parallel CSI (diff)
downloadlinux-b5a2221c077a54886cc3161c95ae5c3511049299.tar.xz
linux-b5a2221c077a54886cc3161c95ae5c3511049299.zip
ARM: dts: sun8i: V3/V3s/S3/S3L: add pinctrl for I2C1 at PE bank
I2C1 controller is available at PE bank, usually used for connecting an I2C-controlled camera sensor. Add pinctrl node for it. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime@cerno.tech> Link: https://lore.kernel.org/r/20200923010014.148482-2-icenowy@aosc.io
Diffstat (limited to 'arch/arm/boot/dts')
-rw-r--r--arch/arm/boot/dts/sun8i-v3s.dtsi6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index 19fba1a9115b..bae8fa9e356a 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -331,6 +331,12 @@
function = "i2c0";
};
+ /omit-if-no-ref/
+ i2c1_pe_pins: i2c1-pe-pins {
+ pins = "PE21", "PE22";
+ function = "i2c1";
+ };
+
uart0_pb_pins: uart0-pb-pins {
pins = "PB8", "PB9";
function = "uart0";