summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-footbridge/dc21285-timer.c
diff options
context:
space:
mode:
authorSebastian Hesselbarth <sebastian.hesselbarth@gmail.com>2013-12-13 16:42:19 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2013-12-29 13:32:47 +0100
commite68f31f4520ea5d1ddbcaddb320ef0b4201eef3c (patch)
treeab66c89f6347e23dea8ded7334ca2ef691c099fd /arch/arm/mach-footbridge/dc21285-timer.c
parentARM: 7877/1: use built-in byte swap function (diff)
downloadlinux-e68f31f4520ea5d1ddbcaddb320ef0b4201eef3c.tar.xz
linux-e68f31f4520ea5d1ddbcaddb320ef0b4201eef3c.zip
ARM: 7922/1: l2x0: add Marvell Tauros3 support
This adds support for the Marvell Tauros3 cache controller which is compatible with pl310 cache controller but broadcasts L1 cache operations to L2 cache. While updating the binding documentation, clean up the list of possible compatibles. Also reorder driver compatibles to allow non-ARM derivated to be compatible to ARM cache controller compatibles. Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Reviewed-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/mach-footbridge/dc21285-timer.c')
0 files changed, 0 insertions, 0 deletions