diff options
| author | Marc Zyngier <marc.zyngier@arm.com> | 2015-01-17 11:21:08 +0100 |
|---|---|---|
| committer | Tony Lindgren <tony@atomide.com> | 2015-01-17 17:56:12 +0100 |
| commit | 0fb22a8fb7f3bc1b00a36d4a97ce4f93191f7559 (patch) | |
| tree | 888e0445b2ceab5ec0774990e963defe7858f926 /arch/arm/mach-omap2/common.h | |
| parent | arm: boot: dts: dra7: enable dwc3 suspend PHY quirk (diff) | |
| download | linux-0fb22a8fb7f3bc1b00a36d4a97ce4f93191f7559.tar.xz linux-0fb22a8fb7f3bc1b00a36d4a97ce4f93191f7559.zip | |
ARM: OMAP: Work around hardcoded interrupts
Commit 9a1091ef0017 ("irqchip: gic: Support hierarchy irq domain")
changed the GIC driver to use a non-legacy IRQ domain on DT
platforms. This patch assumes that DT-driven systems are getting
all of their interrupts from device tree.
Turns out that OMAP has quite a few hidden gems, and still uses
hardcoded interrupts despite having fairly complete DTs.
This patch attempts to work around these by offering a translation
method that can be called directly from the hwmod code, if present.
The same hack is sprinkled over PRCM and TWL.
It isn't pretty, but it seems to do the job without having to add
more hacks to the interrupt controller code.
Tested on OMAP4 (Panda-ES) and OMAP5 (UEVM5432).
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Acked-by: Nishanth Menon <nm@ti.com>
[tony@atomide.com: updated to fix make randconfig issue]
Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/mach-omap2/common.h')
| -rw-r--r-- | arch/arm/mach-omap2/common.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/mach-omap2/common.h b/arch/arm/mach-omap2/common.h index db57741c9c8a..64e44d6d07c0 100644 --- a/arch/arm/mach-omap2/common.h +++ b/arch/arm/mach-omap2/common.h @@ -211,6 +211,7 @@ extern struct device *omap2_get_iva_device(void); extern struct device *omap2_get_l3_device(void); extern struct device *omap4_get_dsp_device(void); +unsigned int omap4_xlate_irq(unsigned int hwirq); void omap_gic_of_init(void); #ifdef CONFIG_CACHE_L2X0 |