diff options
author | Arnd Bergmann <arnd@arndb.de> | 2014-07-28 14:02:13 +0200 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2014-07-28 14:02:13 +0200 |
commit | 5be42f334b90e0a8513b4af2df28b277201743e0 (patch) | |
tree | 84b93d324e3dbdb1a2b4c1abdec25cf5039114c2 /arch/arm/mach-rockchip | |
parent | Merge tag 'mvebu-soc-3.17-4' of git://git.infradead.org/linux-mvebu into next... (diff) | |
parent | ARM: rockchip: Select ARCH_HAS_RESET_CONTROLLER (diff) | |
download | linux-5be42f334b90e0a8513b4af2df28b277201743e0.tar.xz linux-5be42f334b90e0a8513b4af2df28b277201743e0.zip |
Merge branch 'clk-rockchip' of git://git.linaro.org/people/mike.turquette/linux into next/soc
This is a dependency for the rk3288 DT updates, the branch should
first get merged through Mike's clk git.
* 'clk-rockchip' of git://git.linaro.org/people/mike.turquette/linux:
ARM: rockchip: Select ARCH_HAS_RESET_CONTROLLER
clk: rockchip: add clock controller for rk3288
dt-bindings: add documentation for rk3288 cru
clk: rockchip: add clock driver for rk3188 and rk3066 clocks
dt-bindings: add documentation for rk3188 clock and reset unit
clk: rockchip: add reset controller
clk: rockchip: add clock type for pll clocks and pll used on rk3066
clk: rockchip: add basic infrastructure for clock branches
clk: composite: improve rate_hw sanity check logic
clk: composite: allow read-only clocks
clk: composite: support determine_rate using rate_ops->round_rate + mux_ops->set_parent
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/mach-rockchip')
-rw-r--r-- | arch/arm/mach-rockchip/Kconfig | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/mach-rockchip/Kconfig b/arch/arm/mach-rockchip/Kconfig index 1caee6d548b8..e4564c259ed1 100644 --- a/arch/arm/mach-rockchip/Kconfig +++ b/arch/arm/mach-rockchip/Kconfig @@ -2,6 +2,7 @@ config ARCH_ROCKCHIP bool "Rockchip RK2928 and RK3xxx SOCs" if ARCH_MULTI_V7 select PINCTRL select PINCTRL_ROCKCHIP + select ARCH_HAS_RESET_CONTROLLER select ARCH_REQUIRE_GPIOLIB select ARM_GIC select CACHE_L2X0 |