diff options
| author | Mark Rutland <mark.rutland@arm.com> | 2014-08-01 11:23:20 +0200 |
|---|---|---|
| committer | Will Deacon <will.deacon@arm.com> | 2014-08-01 15:00:06 +0200 |
| commit | ea1719672f59eeb85829073b567495c4f472ac9f (patch) | |
| tree | 32d444492c335db8d243243226822bb105ad446f /arch/arm64/mm | |
| parent | Revert "arm64: dmi: Add SMBIOS/DMI support" (diff) | |
| download | linux-ea1719672f59eeb85829073b567495c4f472ac9f.tar.xz linux-ea1719672f59eeb85829073b567495c4f472ac9f.zip | |
arm64: add newline to I-cache policy string
Due to a missing newline in the I-cache policy detection log output,
it's possible to get some ratehr unfortunate output at boot time:
CPU1: Booted secondary processor
Detected VIPT I-cache on CPU1CPU2: Booted secondary processor
Detected VIPT I-cache on CPU2CPU3: Booted secondary processor
Detected VIPT I-cache on CPU3CPU4: Booted secondary processor
Detected PIPT I-cache on CPU4CPU5: Booted secondary processor
Detected PIPT I-cache on CPU5Brought up 6 CPUs
SMP: Total of 6 processors activated.
This patch adds the missing newline to the format string, cleaning up
the output.
Fixes: 59ccc0d41b7a ("arm64: cachetype: report weakest cache policy")
Signed-off-by: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'arch/arm64/mm')
0 files changed, 0 insertions, 0 deletions