diff options
| author | Thomas Bogendoerfer <tsbogend@alpha.franken.de> | 2007-11-27 19:31:33 +0100 |
|---|---|---|
| committer | Ralf Baechle <ralf@linux-mips.org> | 2008-01-29 11:14:58 +0100 |
| commit | c7c6b39050aed4af913c17970ebfb592bae757fc (patch) | |
| tree | faaad45cd4b3ef2f582c6b47a5082e9eee2853fd /arch/mips/configs/db1100_defconfig | |
| parent | [MIPS] IP28: added cache barrier to assembly routines (diff) | |
| download | linux-c7c6b39050aed4af913c17970ebfb592bae757fc.tar.xz linux-c7c6b39050aed4af913c17970ebfb592bae757fc.zip | |
[MIPS] Use correct dma flushing in dma_cache_sync()
Not cache coherent R10k systems (like IP28) need to do real cache
invalidates in dma_cache_sync().
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/configs/db1100_defconfig')
0 files changed, 0 insertions, 0 deletions