diff options
| author | Paul Burton <paul.burton@mips.com> | 2019-07-23 00:00:00 +0200 |
|---|---|---|
| committer | Paul Burton <paul.burton@mips.com> | 2019-07-23 23:33:44 +0200 |
| commit | ccd51b9fc3bf264482dab86875754c40cbe13045 (patch) | |
| tree | 18456906baa5b00295b2517f03973700420c46e7 /arch/mips/include/asm/mach-malta | |
| parent | MIPS: Remove unused R5432 CPU support (diff) | |
| download | linux-ccd51b9fc3bf264482dab86875754c40cbe13045.tar.xz linux-ccd51b9fc3bf264482dab86875754c40cbe13045.zip | |
MIPS: Remove unused R5432_CP0_INTERRUPT_WAR
R5432_CP0_INTERRUPT_WAR is defined as 0 for every system we support, and
so the workaround is never used. Remove the dead code.
Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: linux-mips@vger.kernel.org
Diffstat (limited to 'arch/mips/include/asm/mach-malta')
| -rw-r--r-- | arch/mips/include/asm/mach-malta/war.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/mips/include/asm/mach-malta/war.h b/arch/mips/include/asm/mach-malta/war.h index d068fc411f47..d62d2ffe515e 100644 --- a/arch/mips/include/asm/mach-malta/war.h +++ b/arch/mips/include/asm/mach-malta/war.h @@ -11,7 +11,6 @@ #define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 0 -#define R5432_CP0_INTERRUPT_WAR 0 #define BCM1250_M3_WAR 0 #define SIBYTE_1956_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 1 |