diff options
| author | Thomas Bogendoerfer <tsbogend@alpha.franken.de> | 2020-08-24 18:32:43 +0200 |
|---|---|---|
| committer | Thomas Bogendoerfer <tsbogend@alpha.franken.de> | 2020-09-07 22:23:29 +0200 |
| commit | 802b83627f54d63d3d95d0285ec9a5d80be434c0 (patch) | |
| tree | 240f728d7f4923617f34fba529157606d5ac9b85 /arch/mips/include/asm/mach-rm | |
| parent | MIPS: dts/ingenic: Cleanup qi_lb60.dts (diff) | |
| download | linux-802b83627f54d63d3d95d0285ec9a5d80be434c0.tar.xz linux-802b83627f54d63d3d95d0285ec9a5d80be434c0.zip | |
MIPS: Convert R4600_V1_INDEX_ICACHEOP into a config option
Use a new config option to enable R4600 V1 index I-cacheop workaround
and remove define from different war.h files.
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'arch/mips/include/asm/mach-rm')
| -rw-r--r-- | arch/mips/include/asm/mach-rm/war.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/mips/include/asm/mach-rm/war.h b/arch/mips/include/asm/mach-rm/war.h index eca16d167c2f..fe3c17f38650 100644 --- a/arch/mips/include/asm/mach-rm/war.h +++ b/arch/mips/include/asm/mach-rm/war.h @@ -12,7 +12,6 @@ * The RM200C seems to have been shipped only with V2.0 R4600s */ -#define R4600_V1_INDEX_ICACHEOP_WAR 0 #define R4600_V1_HIT_CACHEOP_WAR 0 #define R4600_V2_HIT_CACHEOP_WAR 1 #define BCM1250_M3_WAR 0 |