summaryrefslogtreecommitdiffstats
path: root/arch/mips/pci/ops-tx4927.c
diff options
context:
space:
mode:
authorMark Rutland <mark.rutland@arm.com>2016-03-15 12:22:57 +0100
committerCatalin Marinas <catalin.marinas@arm.com>2016-03-21 13:08:50 +0100
commitb90b4a608ea2401cc491828f7a385edd2e236e37 (patch)
tree5776ae101d27c4eb38dd0a09781a8c6ff284ddbd /arch/mips/pci/ops-tx4927.c
parentarm64/kernel: fix incorrect EL0 check in inv_entry macro (diff)
downloadlinux-b90b4a608ea2401cc491828f7a385edd2e236e37.tar.xz
linux-b90b4a608ea2401cc491828f7a385edd2e236e37.zip
arm64: fix KASLR boot-time I-cache maintenance
Commit f80fb3a3d50843a4 ("arm64: add support for kernel ASLR") missed a DSB necessary to complete I-cache maintenance in the primary boot path, and hence stale instructions may still be present in the I-cache and may be executed until the I-cache maintenance naturally completes. Since commit 8ec41987436d566f ("arm64: mm: ensure patched kernel text is fetched from PoU"), all CPUs invalidate their I-caches after their MMU is enabled. Prior a CPU's MMU having been enabled, arbitrary lines may have been fetched from the PoC into I-caches. We never patch text expected to be executed with the MMU off. Thus, it is unnecessary to perform broadcast I-cache maintenance in the primary boot path. This patch reduces the scope of the I-cache maintenance to the local CPU, and adds the missing DSB with similar scope, matching prior maintenance in the primary boot path. Signed-off-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Ard Biesehvuel <ard.biesheuvel@linaro.org> Cc: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'arch/mips/pci/ops-tx4927.c')
0 files changed, 0 insertions, 0 deletions