diff options
author | John David Anglin <dave@parisc-linux.org> | 2023-09-19 19:51:40 +0200 |
---|---|---|
committer | Helge Deller <deller@gmx.de> | 2023-10-07 20:30:16 +0200 |
commit | 914988e099fc658436fbd7b8f240160c352b6552 (patch) | |
tree | 17da031868f383394923f16fc721e5216e6e8d90 /arch/powerpc/kernel/stacktrace.c | |
parent | parisc: Fix crash with nr_cpus=1 option (diff) | |
download | linux-914988e099fc658436fbd7b8f240160c352b6552.tar.xz linux-914988e099fc658436fbd7b8f240160c352b6552.zip |
parisc: Restore __ldcw_align for PA-RISC 2.0 processors
Back in 2005, Kyle McMartin removed the 16-byte alignment for
ldcw semaphores on PA 2.0 machines (CONFIG_PA20). This broke
spinlocks on pre PA8800 processors. The main symptom was random
faults in mmap'd memory (e.g., gcc compilations, etc).
Unfortunately, the errata for this ldcw change is lost.
The issue is the 16-byte alignment required for ldcw semaphore
instructions can only be reduced to natural alignment when the
ldcw operation can be handled coherently in cache. Only PA8800
and PA8900 processors actually support doing the operation in
cache.
Aligning the spinlock dynamically adds two integer instructions
to each spinlock.
Tested on rp3440, c8000 and a500.
Signed-off-by: John David Anglin <dave.anglin@bell.net>
Link: https://lore.kernel.org/linux-parisc/6b332788-2227-127f-ba6d-55e99ecf4ed8@bell.net/T/#t
Link: https://lore.kernel.org/linux-parisc/20050609050702.GB4641@roadwarrior.mcmartin.ca/
Cc: stable@vger.kernel.org
Signed-off-by: Helge Deller <deller@gmx.de>
Diffstat (limited to 'arch/powerpc/kernel/stacktrace.c')
0 files changed, 0 insertions, 0 deletions