summaryrefslogtreecommitdiffstats
path: root/arch/tile/include/asm/Kbuild
diff options
context:
space:
mode:
authorChris Metcalf <cmetcalf@tilera.com>2012-03-29 21:25:59 +0200
committerChris Metcalf <cmetcalf@tilera.com>2012-05-25 18:48:24 +0200
commitcd6f32aa088f4d328e676c35f51b440f2fe5b98c (patch)
tree5668ff37a8690e5f5d919992756edb4466c37de2 /arch/tile/include/asm/Kbuild
parentarch/tile: Allow tilegx to build with either 16K or 64K page size (diff)
downloadlinux-cd6f32aa088f4d328e676c35f51b440f2fe5b98c.tar.xz
linux-cd6f32aa088f4d328e676c35f51b440f2fe5b98c.zip
arch/tile: support <asm/cachectl.h> header for cacheflush() syscall
We already had a syscall that did some dcache flushing, but it was not used in practice. Make it MIPS compatible instead so it can do both the DCACHE and ICACHE actions. We have code that wants to be able to use the ICACHE flush mode from userspace so this change enables that. Signed-off-by: Chris Metcalf <cmetcalf@tilera.com>
Diffstat (limited to 'arch/tile/include/asm/Kbuild')
-rw-r--r--arch/tile/include/asm/Kbuild1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/tile/include/asm/Kbuild b/arch/tile/include/asm/Kbuild
index 6b2e681695ec..143473e3a0bb 100644
--- a/arch/tile/include/asm/Kbuild
+++ b/arch/tile/include/asm/Kbuild
@@ -2,6 +2,7 @@ include include/asm-generic/Kbuild.asm
header-y += ../arch/
+header-y += cachectl.h
header-y += ucontext.h
header-y += hardwall.h