diff options
| author | Feng Tang <feng.tang@intel.com> | 2013-03-12 04:56:45 +0100 |
|---|---|---|
| committer | John Stultz <john.stultz@linaro.org> | 2013-03-16 00:50:26 +0100 |
| commit | c54fdbb2823d96b842d00c548e14dbc0dd37831d (patch) | |
| tree | 1193dec6db8b75b990c0375ac8a55bfd2ffc034c /arch/x86/include/asm/cpufeature.h | |
| parent | x86: Do full rtc synchronization with ntp (diff) | |
| download | linux-c54fdbb2823d96b842d00c548e14dbc0dd37831d.tar.xz linux-c54fdbb2823d96b842d00c548e14dbc0dd37831d.zip | |
x86: Add cpu capability flag X86_FEATURE_NONSTOP_TSC_S3
On some new Intel Atom processors (Penwell and Cloverview), there is
a feature that the TSC won't stop in S3 state, say the TSC value
won't be reset to 0 after resume. This feature makes TSC a more reliable
clocksource and could benefit the timekeeping code during system
suspend/resume cycle, so add a flag for it.
Signed-off-by: Feng Tang <feng.tang@intel.com>
[jstultz: Fix checkpatch warning]
Signed-off-by: John Stultz <john.stultz@linaro.org>
Diffstat (limited to 'arch/x86/include/asm/cpufeature.h')
| -rw-r--r-- | arch/x86/include/asm/cpufeature.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h index 93fe929d1cee..a8466f203e62 100644 --- a/arch/x86/include/asm/cpufeature.h +++ b/arch/x86/include/asm/cpufeature.h @@ -100,6 +100,7 @@ #define X86_FEATURE_AMD_DCM (3*32+27) /* multi-node processor */ #define X86_FEATURE_APERFMPERF (3*32+28) /* APERFMPERF */ #define X86_FEATURE_EAGER_FPU (3*32+29) /* "eagerfpu" Non lazy FPU restore */ +#define X86_FEATURE_NONSTOP_TSC_S3 (3*32+30) /* TSC doesn't stop in S3 state */ /* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */ #define X86_FEATURE_XMM3 (4*32+ 0) /* "pni" SSE-3 */ |