summaryrefslogtreecommitdiffstats
path: root/arch/xtensa/boot
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2014-01-29 04:42:46 +0100
committerMax Filippov <jcmvbkbc@gmail.com>2014-02-21 18:33:43 +0100
commitcdc9af7ccfc26d35ff8a29dded2cc2c096c0fc1e (patch)
treed3633387e676dbe736cd7582985c5e0dc4dae735 /arch/xtensa/boot
parentxtensa: support common clock framework (diff)
downloadlinux-cdc9af7ccfc26d35ff8a29dded2cc2c096c0fc1e.tar.xz
linux-cdc9af7ccfc26d35ff8a29dded2cc2c096c0fc1e.zip
xtensa: xtfpga: use common clock framework
With this change the board needs to set up single clock object, users of this clock will get correct frequency automatically. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'arch/xtensa/boot')
-rw-r--r--arch/xtensa/boot/dts/xtfpga.dtsi11
1 files changed, 8 insertions, 3 deletions
diff --git a/arch/xtensa/boot/dts/xtfpga.dtsi b/arch/xtensa/boot/dts/xtfpga.dtsi
index 46b4f5eab421..d5ccbbb7eec1 100644
--- a/arch/xtensa/boot/dts/xtfpga.dtsi
+++ b/arch/xtensa/boot/dts/xtfpga.dtsi
@@ -35,6 +35,13 @@
interrupt-controller;
};
+ clocks {
+ osc: main-oscillator {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+ };
+ };
+
serial0: serial@fd050020 {
device_type = "serial";
compatible = "ns16550a";
@@ -42,9 +49,7 @@
reg = <0xfd050020 0x20>;
reg-shift = <2>;
interrupts = <0 1>; /* external irq 0 */
- /* Filled in by platform_setup from FPGA register
- * clock-frequency = <100000000>;
- */
+ clocks = <&osc>;
};
enet0: ethoc@fd030000 {