diff options
| author | Chris Zankel <chris@zankel.net> | 2008-02-12 19:11:45 +0100 |
|---|---|---|
| committer | Chris Zankel <chris@zankel.net> | 2008-02-14 02:08:18 +0100 |
| commit | 0b2c3afdaaaa3e577300b2235df43eb8af00020b (patch) | |
| tree | a19e12791a9d109f61f1edce731f50589302d04d /arch | |
| parent | [XTENSA] Fix clobbered register in asm macro (diff) | |
| download | linux-0b2c3afdaaaa3e577300b2235df43eb8af00020b.tar.xz linux-0b2c3afdaaaa3e577300b2235df43eb8af00020b.zip | |
[XTENSA] Fix icache flush for cache aliasing
Set the execution bit in the temporary TLB when we flush the
instruction cache.
Signed-off-by: Chris Zankel <chris@zankel.net>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/xtensa/mm/misc.S | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/xtensa/mm/misc.S b/arch/xtensa/mm/misc.S index e1f880368e32..c885664211d1 100644 --- a/arch/xtensa/mm/misc.S +++ b/arch/xtensa/mm/misc.S @@ -295,7 +295,7 @@ ENTRY(__tlbtemp_mapping_itlb) ENTRY(__invalidate_icache_page_alias) entry sp, 16 - addi a6, a3, (PAGE_KERNEL | _PAGE_HW_WRITE) + addi a6, a3, (PAGE_KERNEL_EXEC | _PAGE_HW_WRITE) mov a4, a2 witlb a6, a2 isync |