summaryrefslogtreecommitdiffstats
path: root/block
diff options
context:
space:
mode:
authorCyril Bur <cyrilbur@gmail.com>2016-09-14 10:02:16 +0200
committerMichael Ellerman <mpe@ellerman.id.au>2016-10-04 11:33:17 +0200
commit5d176f751ee3c6eededd984ad409bff201f436a7 (patch)
treec760a51812c2cfd6c27fccf9bd0f4d303e984509 /block
parentpowerpc/tm: Add TM Unavailable Exception (diff)
downloadlinux-5d176f751ee3c6eededd984ad409bff201f436a7.tar.xz
linux-5d176f751ee3c6eededd984ad409bff201f436a7.zip
powerpc: tm: Enable transactional memory (TM) lazily for userspace
Currently the MSR TM bit is always set if the hardware is TM capable. This adds extra overhead as it means the TM SPRS (TFHAR, TEXASR and TFAIR) must be swapped for each process regardless of if they use TM. For processes that don't use TM the TM MSR bit can be turned off allowing the kernel to avoid the expensive swap of the TM registers. A TM unavailable exception will occur if a thread does use TM and the kernel will enable MSR_TM and leave it so for some time afterwards. Signed-off-by: Cyril Bur <cyrilbur@gmail.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'block')
0 files changed, 0 insertions, 0 deletions