summaryrefslogtreecommitdiffstats
path: root/crypto/aegis128-core.c
diff options
context:
space:
mode:
authorSven Auhagen <Sven.Auhagen@voleatech.de>2020-07-21 06:40:27 +0200
committerHerbert Xu <herbert@gondor.apana.org.au>2020-07-31 10:09:00 +0200
commit28ee8b0912ca2ff68c2c03ff97bf1c22634c7942 (patch)
treef5d20e35e0dbc007af249cb1fc7e6af97fa36d08 /crypto/aegis128-core.c
parentcrypto: inside-secure - irq balance (diff)
downloadlinux-28ee8b0912ca2ff68c2c03ff97bf1c22634c7942.tar.xz
linux-28ee8b0912ca2ff68c2c03ff97bf1c22634c7942.zip
crypto: marvell/cesa - irq balance
Balance the irqs of the marvell cesa driver over all available cpus. Currently all interrupts are handled by the first CPU. From my testing with IPSec AES 256 SHA256 on my clearfog base with 2 Cores I get a 2x speed increase: Before the patch: 26.74 Kpps With the patch: 56.11 Kpps Signed-off-by: Sven Auhagen <sven.auhagen@voleatech.de> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'crypto/aegis128-core.c')
0 files changed, 0 insertions, 0 deletions