diff options
| author | Abhishek Sahu <absahu@codeaurora.org> | 2017-09-28 19:50:44 +0200 |
|---|---|---|
| committer | Stephen Boyd <sboyd@codeaurora.org> | 2017-12-13 22:45:33 +0100 |
| commit | c45ae598fc16aca8ca8778a9b85e41449e8e5182 (patch) | |
| tree | 827f41fc26453761613fa98041d999f10b5fc0c4 /drivers/clk/qcom/clk-alpha-pll.h | |
| parent | clk: qcom: flag for 64 bit CONFIG_CTL (diff) | |
| download | linux-c45ae598fc16aca8ca8778a9b85e41449e8e5182.tar.xz linux-c45ae598fc16aca8ca8778a9b85e41449e8e5182.zip | |
clk: qcom: support for alpha mode configuration
The current configuration does not fully configure PLL alpha mode
and values so this patch
1. Configures PLL_ALPHA_VAL_U for PLL which supports 40 bit alpha.
2. Adds alpha enable and alpha mode configuration support.
Signed-off-by: Abhishek Sahu <absahu@codeaurora.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'drivers/clk/qcom/clk-alpha-pll.h')
| -rw-r--r-- | drivers/clk/qcom/clk-alpha-pll.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/clk/qcom/clk-alpha-pll.h b/drivers/clk/qcom/clk-alpha-pll.h index 18c0c3eff855..c9c1f2f911b4 100644 --- a/drivers/clk/qcom/clk-alpha-pll.h +++ b/drivers/clk/qcom/clk-alpha-pll.h @@ -83,12 +83,15 @@ struct clk_alpha_pll_postdiv { struct alpha_pll_config { u32 l; u32 alpha; + u32 alpha_hi; u32 config_ctl_val; u32 config_ctl_hi_val; u32 main_output_mask; u32 aux_output_mask; u32 aux2_output_mask; u32 early_output_mask; + u32 alpha_en_mask; + u32 alpha_mode_mask; u32 pre_div_val; u32 pre_div_mask; u32 post_div_val; |