diff options
| author | Icenowy Zheng <icenowy@aosc.io> | 2019-03-14 12:21:08 +0100 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@bootlin.com> | 2019-03-18 08:07:21 +0100 |
| commit | 6630aad719bc0a46dcc4a6732ab783c4c9b80f88 (patch) | |
| tree | 5dc7bad92780d824727d649d60222487c28b9096 /drivers/clk/sunxi-ng/ccu_common.c | |
| parent | clk: sunxi-ng: Allow DE clock to set parent rate (diff) | |
| download | linux-6630aad719bc0a46dcc4a6732ab783c4c9b80f88.tar.xz linux-6630aad719bc0a46dcc4a6732ab783c4c9b80f88.zip | |
clk: sunxi-ng: f1c100s: fix USB PHY gate bit offset
The bit offset of the USB PHY clock gate on F1C100s should be 1, not 8.
Fix this problem.
Fixes: 0380126eb9af ("clk: sunxi-ng: add support for suniv F1C100s SoC")
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to 'drivers/clk/sunxi-ng/ccu_common.c')
0 files changed, 0 insertions, 0 deletions