diff options
| author | Dmitry Osipenko <digetx@gmail.com> | 2018-01-10 14:59:44 +0100 |
|---|---|---|
| committer | Thierry Reding <treding@nvidia.com> | 2018-03-12 13:59:06 +0100 |
| commit | c485ad63abb4b30a3654e80fef9708a181447965 (patch) | |
| tree | 40c3433842269e3bbbd340f75106a339de9bc0e3 /drivers/clk/tegra/clk-tegra114.c | |
| parent | clk: tegra20: Correct PLL_C_OUT1 setup (diff) | |
| download | linux-c485ad63abb4b30a3654e80fef9708a181447965.tar.xz linux-c485ad63abb4b30a3654e80fef9708a181447965.zip | |
clk: tegra: Specify VDE clock rate
Currently VDE clock rate is determined by clock config left from
bootloader, let's not rely on it and explicitly specify the clock
rate in the CCF driver.
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/clk/tegra/clk-tegra114.c')
| -rw-r--r-- | drivers/clk/tegra/clk-tegra114.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/tegra/clk-tegra114.c b/drivers/clk/tegra/clk-tegra114.c index c3945c683f60..5d5a22d529f5 100644 --- a/drivers/clk/tegra/clk-tegra114.c +++ b/drivers/clk/tegra/clk-tegra114.c @@ -1189,6 +1189,7 @@ static struct tegra_clk_init_table init_table[] __initdata = { { TEGRA114_CLK_XUSB_HS_SRC, TEGRA114_CLK_XUSB_SS_DIV2, 61200000, 0 }, { TEGRA114_CLK_XUSB_FALCON_SRC, TEGRA114_CLK_PLL_P, 204000000, 0 }, { TEGRA114_CLK_XUSB_HOST_SRC, TEGRA114_CLK_PLL_P, 102000000, 0 }, + { TEGRA114_CLK_VDE, TEGRA114_CLK_CLK_MAX, 600000000, 0 }, /* must be the last entry */ { TEGRA114_CLK_CLK_MAX, TEGRA114_CLK_CLK_MAX, 0, 0 }, }; |