summaryrefslogtreecommitdiffstats
path: root/drivers/cpufreq/cpufreq_governor.c
diff options
context:
space:
mode:
authorThomas Petazzoni <thomas.petazzoni@free-electrons.com>2013-06-06 11:21:23 +0200
committerJason Cooper <jason@lakedaemon.net>2013-06-06 21:09:00 +0200
commit5f1f3d5088316f827591764aa6a5e7161eb514bd (patch)
tree9ed6528b33dd6051d63ed304eeb040956cb27b86 /drivers/cpufreq/cpufreq_governor.c
parentARM: Kirkwood: handle mv88f6282 cpu in __kirkwood_variant(). (diff)
downloadlinux-5f1f3d5088316f827591764aa6a5e7161eb514bd.tar.xz
linux-5f1f3d5088316f827591764aa6a5e7161eb514bd.zip
arm: mvebu: armada-xp-{gp,openblocks-ax3-4}: specify PCIe range
The ranges DT entry needed by the PCIe controller is defined at the SoC .dtsi level. However, some boards have a NOR flash, and to support it, they need to override the SoC-level ranges property to add an additional range. Since PCIe and NOR support came separately, some boards were not properly changed to include the PCIe range in their ranges property at the .dts level. This commit fixes those platforms. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
Diffstat (limited to 'drivers/cpufreq/cpufreq_governor.c')
0 files changed, 0 insertions, 0 deletions