summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/sirf
diff options
context:
space:
mode:
authorChao Xie <chao.xie@marvell.com>2014-01-28 08:20:44 +0100
committerLinus Walleij <linus.walleij@linaro.org>2014-02-10 10:13:08 +0100
commit4bd7547756af5c71d55e4d77f41db3d06c18b3e0 (patch)
treea6806ff2060fd5f3b9d52753ab56884079f46e47 /drivers/pinctrl/sirf
parentpinctrl-adi2: fix coding style issue (diff)
downloadlinux-4bd7547756af5c71d55e4d77f41db3d06c18b3e0.tar.xz
linux-4bd7547756af5c71d55e4d77f41db3d06c18b3e0.zip
pinctrl: single: add low power mode support
For some silicons, the pin configuration register can control the output of the pin when the pad including the pin enter low power mode. For example, the pin can be "Drive 1", "Drive 0", "Float" when the pad including the pin enter low power mode. It is very useful when you want to control the power leakeage when the SOC enter low power mode, and can save more power for the low power mode. Signed-off-by: Chao Xie <chao.xie@marvell.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'drivers/pinctrl/sirf')
0 files changed, 0 insertions, 0 deletions