diff options
| author | Jesse Barnes <jbarnes@virtuousgeek.org> | 2011-11-03 22:15:13 +0100 |
|---|---|---|
| committer | Keith Packard <keithp@keithp.com> | 2011-11-04 00:17:57 +0100 |
| commit | 680da876f44a644aee891e1d0df5a560cfa4720e (patch) | |
| tree | 17c1789e558a33a71586f8310657555b9697247d /drivers | |
| parent | drm/i915: add constants to size fence arrays and fields (diff) | |
| download | linux-680da876f44a644aee891e1d0df5a560cfa4720e.tar.xz linux-680da876f44a644aee891e1d0df5a560cfa4720e.zip | |
drm/i915: enable cacheable objects on Ivybridge
IVB supports these bits as well.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Reviewed-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Keith Packard <keithp@keithp.com>
Diffstat (limited to 'drivers')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_gem.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c index a83859767d48..ed0b68fdb970 100644 --- a/drivers/gpu/drm/i915/i915_gem.c +++ b/drivers/gpu/drm/i915/i915_gem.c @@ -3613,7 +3613,7 @@ struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, obj->base.write_domain = I915_GEM_DOMAIN_CPU; obj->base.read_domains = I915_GEM_DOMAIN_CPU; - if (IS_GEN6(dev)) { + if (IS_GEN6(dev) || IS_GEN7(dev)) { /* On Gen6, we can have the GPU use the LLC (the CPU * cache) for about a 10% performance improvement * compared to uncached. Graphics requests other than |