summaryrefslogtreecommitdiffstats
path: root/fs
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2020-09-06 20:58:15 +0200
committerLinus Torvalds <torvalds@linux-foundation.org>2020-09-06 20:58:15 +0200
commit2ccdd9f8b2ce7290aad6f0a34200ad394e61f940 (patch)
tree2213db3ad429c6dfe3563bb5446e1fa06e3add7c /fs
parentMerge tag 'x86-urgent-2020-09-06' of git://git.kernel.org/pub/scm/linux/kerne... (diff)
parentiommu/vt-d: Handle 36bit addressing for x86-32 (diff)
downloadlinux-2ccdd9f8b2ce7290aad6f0a34200ad394e61f940.tar.xz
linux-2ccdd9f8b2ce7290aad6f0a34200ad394e61f940.zip
Merge tag 'iommu-fixes-v5.9-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu
Pull iommu fixes from Joerg Roedel: - three Intel VT-d fixes to fix address handling on 32bit, fix a NULL pointer dereference bug and serialize a hardware register access as required by the VT-d spec. - two patches for AMD IOMMU to force AMD GPUs into translation mode when memory encryption is active and disallow using IOMMUv2 functionality. This makes the AMDGPU driver work when memory encryption is active. - two more fixes for AMD IOMMU to fix updating the Interrupt Remapping Table Entries. - MAINTAINERS file update for the Qualcom IOMMU driver. * tag 'iommu-fixes-v5.9-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu: iommu/vt-d: Handle 36bit addressing for x86-32 iommu/amd: Do not use IOMMUv2 functionality when SME is active iommu/amd: Do not force direct mapping when SME is active iommu/amd: Use cmpxchg_double() when updating 128-bit IRTE iommu/amd: Restore IRTE.RemapEn bit after programming IRTE iommu/vt-d: Fix NULL pointer dereference in dev_iommu_priv_set() iommu/vt-d: Serialize IOMMU GCMD register modifications MAINTAINERS: Update QUALCOMM IOMMU after Arm SMMU drivers move
Diffstat (limited to 'fs')
0 files changed, 0 insertions, 0 deletions