summaryrefslogtreecommitdiffstats
path: root/include/asm-mips/war.h
diff options
context:
space:
mode:
authorBob Moore <robert.moore@intel.com>2005-10-21 06:00:00 +0200
committerLen Brown <len.brown@intel.com>2005-12-10 06:22:54 +0100
commit0897831bb54eb36fd9e2a22da7f0f64be1b20d09 (patch)
tree8d77687ce8ebcfb62d6012d2d3c44f6a904b3c15 /include/asm-mips/war.h
parent[ACPI] ACPICA 20050930 (diff)
downloadlinux-0897831bb54eb36fd9e2a22da7f0f64be1b20d09.tar.xz
linux-0897831bb54eb36fd9e2a22da7f0f64be1b20d09.zip
[ACPI] ACPICA 20051021
Implemented support for the EM64T and other x86_64 processors. This essentially entails recognizing that these processors support non-aligned memory transfers. Previously, all 64-bit processors were assumed to lack hardware support for non-aligned transfers. Completed conversion of the Resource Manager to nearly full table-driven operation. Specifically, the resource conversion code (convert AML to internal format and the reverse) and the debug code to dump internal resource descriptors are fully table-driven, reducing code and data size and improving maintainability. The OSL interfaces for Acquire and Release Lock now use a 64-bit flag word on 64-bit processors instead of a fixed 32-bit word. (Alexey Starikovskiy) Implemented support within the resource conversion code for the Type-Specific byte within the various ACPI 3.0 *WordSpace macros. Fixed some issues within the resource conversion code for the type-specific flags for both Memory and I/O address resource descriptors. For Memory, implemented support for the MTP and TTP flags. For I/O, split the TRS and TTP flags into two separate fields. Signed-off-by: Bob Moore <robert.moore@intel.com> Signed-off-by: Len Brown <len.brown@intel.com>
Diffstat (limited to 'include/asm-mips/war.h')
0 files changed, 0 insertions, 0 deletions