diff options
| author | Chen Zhong <chen.zhong@mediatek.com> | 2017-10-05 05:50:23 +0200 |
|---|---|---|
| committer | Stephen Boyd <sboyd@codeaurora.org> | 2017-11-02 09:07:51 +0100 |
| commit | c955bf3998efa3355790a4d8c82874582f1bc727 (patch) | |
| tree | 4df4e73b5bd0d3d4ba1405bdb20950b7b5070308 /include/dt-bindings | |
| parent | dt-bindings: clock: mediatek: document clk bindings for MediaTek MT7622 SoC (diff) | |
| download | linux-c955bf3998efa3355790a4d8c82874582f1bc727.tar.xz linux-c955bf3998efa3355790a4d8c82874582f1bc727.zip | |
clk: mediatek: add the option for determining PLL source clock
Since the previous setup always sets the PLL using crystal 26MHz, this
doesn't always happen in every MediaTek platform. So the patch added
flexibility for assigning extra member for determining the PLL source
clock.
Signed-off-by: Chen Zhong <chen.zhong@mediatek.com>
Signed-off-by: Sean Wang <sean.wang@mediatek.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'include/dt-bindings')
0 files changed, 0 insertions, 0 deletions