diff options
| author | Guo Ren <ren_guo@c-sky.com> | 2020-01-05 03:52:14 +0100 |
|---|---|---|
| committer | Paul Walmsley <paul.walmsley@sifive.com> | 2020-01-12 19:12:44 +0100 |
| commit | dc6fcba72f0435b7884f2e92fd634bb9f78a2c60 (patch) | |
| tree | dedfd6d441a9e9f2854a7bccc11bbaccc8580c40 /kernel/events/internal.h | |
| parent | riscv: move sifive_l2_cache.h to include/soc (diff) | |
| download | linux-dc6fcba72f0435b7884f2e92fd634bb9f78a2c60.tar.xz linux-dc6fcba72f0435b7884f2e92fd634bb9f78a2c60.zip | |
riscv: Fixup obvious bug for fp-regs reset
CSR_MISA is defined in Privileged Architectures' spec: 3.1.1 Machine
ISA Register misa. Every bit:1 indicate a feature, so we should beqz
reset_done when there is no F/D bit in csr_misa register.
Signed-off-by: Guo Ren <ren_guo@c-sky.com>
[paul.walmsley@sifive.com: fix typo in commit message]
Fixes: 9e80635619b51 ("riscv: clear the instruction cache and all registers when booting")
Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Diffstat (limited to 'kernel/events/internal.h')
0 files changed, 0 insertions, 0 deletions