summaryrefslogtreecommitdiffstats
path: root/lib/dma-direct.c
diff options
context:
space:
mode:
authorPaul Parsons <lost.distance@yahoo.com>2016-04-02 13:32:30 +0200
committerAlex Deucher <alexander.deucher@amd.com>2018-04-03 20:08:45 +0200
commit85e290d92b4b794d0c758c53007eb4248d385386 (patch)
tree195e719f43ba7acd6a8d39700bcc196ab2534281 /lib/dma-direct.c
parentdrm/amdgpu/si: implement get/set pcie_lanes asic callback (diff)
downloadlinux-85e290d92b4b794d0c758c53007eb4248d385386.tar.xz
linux-85e290d92b4b794d0c758c53007eb4248d385386.zip
drm/radeon: Fix PCIe lane width calculation
Two years ago I tried an AMD Radeon E8860 embedded GPU with the drm driver. The dmesg output included driver warnings about an invalid PCIe lane width. Tracking the problem back led to si_set_pcie_lane_width_in_smc(). The calculation of the lane widths via ATOM_PPLIB_PCIE_LINK_WIDTH_MASK and ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT macros did not increment the resulting value, per the comment in pptable.h ("lanes - 1"), and per usage elsewhere. Applying the increment silenced the warnings. The code has not changed since, so either my analysis was incorrect or the bug has gone unnoticed. Hence submitting this as an RFC. Acked-by: Christian König <christian.koenig@amd.com> Acked-by: Chunming Zhou <david1.zhou@amd.com> Signed-off-by: Paul Parsons <lost.distance@yahoo.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org
Diffstat (limited to 'lib/dma-direct.c')
0 files changed, 0 insertions, 0 deletions