diff options
| author | Sébastien Szymanski <sebastien.szymanski@armadeus.com> | 2018-09-06 11:16:00 +0200 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2018-09-10 16:49:02 +0200 |
| commit | 90a3b7f8aba3011badacd6d8121e03aa24ac79d1 (patch) | |
| tree | 9a5adbe12f7e4f3bb7a7ad6298dcff262bb65cb1 /sound/pci/sonicvibes.c | |
| parent | ASoC: AMD: Ensure reset bit is cleared before configuring (diff) | |
| download | linux-90a3b7f8aba3011badacd6d8121e03aa24ac79d1.tar.xz linux-90a3b7f8aba3011badacd6d8121e03aa24ac79d1.zip | |
ASoC: cs4265: fix MMTLR Data switch control
The MMTLR bit is in the CS4265_SPDIF_CTL2 register at address 0x12 bit 0
and not at address 0x0 bit 1. Fix this.
Signed-off-by: Sébastien Szymanski <sebastien.szymanski@armadeus.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
Cc: stable@vger.kernel.org
Diffstat (limited to 'sound/pci/sonicvibes.c')
0 files changed, 0 insertions, 0 deletions